

WHAT IS CLAIMED IS

5

1. An apparatus, comprising:

a plurality of received-signal registers which receive and store therein a plurality of respective received-signal sequences;

10

a selector which selects one of the received signal sequences stored in said received-signal registers;

15

at least one code register which stores therein a de-spreading-code sequence;
a multiplication circuit which multiplies the selected one of the received-signal sequences by the de-spreading-code sequence; and

20

a summation circuit which obtains a sum of results of the multiplication to obtain a correlation between the selected one of the received-signal sequences and the de-spreading-code sequence.

25

2. The apparatus as claimed in claim 1, wherein said at least one code register includes a plurality of code registers which store therein a plurality of respective de-spreading-code sequences, and said apparatus further comprising a selector which selects one of said plurality of code registers to select and supply the de-spreading-code sequence to the multiplication circuit.

35

3. The apparatus as claimed in claim 1,
further comprising:

5 a delay-profile-holding unit which
generates a delay profile based on correlations
obtained by the summation circuit; and
a path-timing-detection circuit which
detect a path timing by detecting a peak of the
delay profile.

10

4. The apparatus as claimed in claim 3,
further comprising:

15 a first sequence-order-control circuit
which converts a single received-signal sequence
arranged in a first order into k received-signal
sequences arranged in a second order where k is more
than one, the k received-signal sequences being
20 supplied to said plurality of received-signal
registers; and

a second sequence-order-control circuit
which converts the delay profile from one
corresponding to the second order to one
25 corresponding to the first order.

30 5. The apparatus as claimed in claim 4,
wherein the single received-signal sequence has a
spreading factor m and an over-sample ratio that is
equal to k, and each of the k received-signal
sequences has m samples therein, and wherein each of
35 said plurality of received-signal registers has m
stages.

5

10

15

20

25

a path-timing-detection circuit which detect a path timing by detecting a peak of the successively selected one of the N delay profiles.